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A result relating the length of a feedback shift register to the lengths of the 
cycles in its state transition graph is presented. Specifically, it is shown that, 
if a state of a feedback shift register is in one cycle of length cl, and another 
cycle of length c2, then the length of this shift register must be less than 
cl + c2 -- g.c.d.(cl, c~). This result is then shown to be relevant to the problem 
of realizing sequential machines with feedback shift registers. 
1. INTRODUCTION 
This paper is concerned with properties of feedback shift registers. In 
particular, the relationship between the length of the shift register and the 
lengths of the cycles in its state transition graph is studied. These properties 
are shown to be pertinent o the problem of realizing the state behavior of 
sequential machines with shift registers. 
More specifically, it is shown that if a state of a feedback shift register is 
in two cycles of different lengths, then the length of that shift register cannot 
exceed the sum of the cycle lengths minus their greatest common divisor. 
Thus, the cycle structure of a sequential machine can be used to compute 
an upper bound on the length of certain feedback shift register ealizations. 
It  is known that to realize a particular sequential machine as a feedback 
shift register, it may be necessary to replace certain states in its flow table 
with sets of equivalent states (state splitting). Several authors have developed 
algorithms for testing a machine to determine whether or not this is necessary. 
Typical of these are Davis (1968), Hating (1966), Johnson and O'Keefe 
(1968), Liu (1964), Martin (1969), and Nichols (1965). Most of these algo- 
rithms are iterative and must, in effect, try shift registers of increasing lengths 
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until either a realization is found or it is established that additional equivalent 
states must be used. For some machines, the results of this paper can be used 
to reduce the number of iterations which must be performed. 
2. DEFINITIONS AND NOTATION 
In this paper, we are only concerned with properties of sequential machines 
that are independent of their outputs. We therefore model a sequential 
machine by an ordered triple M = (Q, Z, 3), where Q denotes a finite non- 
empty set of states, Z denotes a finite nonempty set of input symbols, and 3 
denotes the state transition function which maps Q × 27 into Q. 
Given a sequential machine M = (Q, 27, 8), we extend the state transition 
function to finite sequences of input symbols in the usual way. In particular, 
if 5 = ala 2 "" a k is a sequence of k input symbols, then the terminal state 
function ~ is defined inductively as follows: 
(l) if k = 1, then ~(q, 5) ---- 8(q, (7), and 
(2) if k > 1, then ~(q, 5) = 8(~(q, alae "'" ak_l), a~) 
for all q in Q. 
We will say that a state q of a sequential machine M = (Q, 27, 3) belongs to 
a cycle of length k if there is a sequence of k input symbols which takes the 
machine from state q back to itself without passing through any state more 
than once. Thus, q belongs to a cycle of length k if there is a sequence of input 
symbols ala ~ "- a~ such that 
(1) ~(q, al(72""~rk) = q, and 
(2) ~(q, a~az ' "  ai) v ~ ~(q, a~a2 "'" a~-) for I ~< i < j ~< k. 
A feedback shift register (FSR) is illustrated in Fig. 1. It consists of two 
parts, an ~-stage tapped delay line and a logic network. We do not restrict 
ourselves to binary delay lines but assume that each stage can store a symbol 
from some finite set S. The logic network can be viewed as a device for com- 
puting a function f from S e × 27 into S, where 27 is a set of input symbols. 
I f  we now represent the output signal of the i-th delay element at time t 
by the variable si t and the input signal at time t by a t, then the behavior of 
an FSR can be described by means of the following equations: 
(1) ~i-t+x = s ti+l for i = 1, 2,..., ~- -  1, 
(2) s} +1 = f (s l  t, s2 ~ ..... st t, at). 
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FIG. 1. Typical feedback shift regaster. 
An FSR can therefore be viewed as a sequential machine F = (S t , Z, 3¢), 
where 3i(sl  , s 2 ,. . . ,  s t ,  a)  = (s2 , s 3 ,..., s t ,  f ( s l  , s 2 ,..., sE, ~)). 
We are interested in the problem of realizing the state transition behavior 
of a sequential machine M = (Q, 27, 3) by means of an FSR. It is well known 
that this is equivalent to encoding the states of M with f-tuples (s 1 , s 2 ,..., st) 
of elements of some set S in such a way that 
(1) no [-tuple is assigned to more than one state; 
(2) the last d -  1 elements of the d-tuple assigned to the state q are 
the same as the first { - -  1 elements of the state 3(q, a), for all a in 27and q inQ. 
We call such an encoding an FSR ass ignment .  I f  every state has been assigned 
only one d-tuple, then we say that the assignment is one- to-one.  
Finally, we observe that if a sequential machine M is realized by an FSR, 
using a one-to-one assignment, then a state q of M belongs to a cycle of length 
k only if there is a state in the FSR which also belongs to a cycle of length k. 
Indeed, the state (s I , sz ,..., st) assigned to q is such a state. 
3. THE LENGTH OF SHIFT-REGISTER REALIZATIONS 
In this section, we show how the cycle structure of a sequential machine is 
related to the length of delay lines which can be used to realize it. We begin 
with the following generalization of a property of autonomous feedback shift 
registers [Yoeli 1963]. 
THEOREM 3.1. Let  q = (sl,  s~ .... , st) be a s tate  o f  an  FSR of  length E. 
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I f  q belongs to a cycle of length k, then si ~- si+~for i -~ 1, 2 ..... ~-  k. Further- 
more, i f  d is a positive integer which divides k and i f  si = si+a for 
i = 1, 2 , . ,  f - -  d, then d = k. 
Proof. Since q belongs to a cycle of length k, there is an input sequence 
= O"10" 2 "'"  a/c such that 
8s(q, 5) = q = (s l ,  s~ .... , st) 
and for no j < k does ~1(q, ~1~ ,..., %) ~ q. But 
8Xq, ~) = (S~+x, s,~+~ ,..., s~, t~+~ ,..., t~+~), 
where te+ 1, te+ 2,..., te+k depend on the feedback functionf. Equating compo- 
nents of these two ~-tuples, we see that s i = s~+~ for i = 1, 2,..., f -  k which 
proves the first part of the theorem. We also note that se_k+~ = te+~ for 
i = 1, 2,..., k. In order to prove the second statement, assume that k =md 
for some integers m and d greater than 1 and that sl = si+a for 
i = 1, 2,..., f - -  d. Then, applying the first d symbols of 5 to the shift register, 
we have that 
~i(q, oa~ "" o~) = (s~+l,  s~+~ ,..., s~, tt+l ,..., tt+~) 
= (s l ,  s2 ,..., s t _a ,  tt+l ,..., tt+d). 
But te+j = se-~+~  se-~a+~ = st-a+j fo r j  = 1, 2,..., d. Hence, 
~Aq, ~1~""  ~)  = ( ,1,  s~, ,~ ..... s~) = q 
and d < k. But this contradicts the statement that q is in a cycle of length k 
under input sequence 5. Q.E.D. 
In order to relate the delay-line length to the cycle lengths, we will also 
need the following property of infinite periodic sequences. 
THEOREM 3.2. Let ~=XoXlX  2 "" and y =-YoYaY~ "'" be two infinite 
sequences such that 
(a) xl ~-- xi+mfor i >/O, 
(b) y, = y,+~ for i >~ O, and 
(c) xi = yi  for O <~ i < m + n --  d, 
where m, n, and d are positive integers and d divides both m and n. Then, the two 
sequences are equal. Furthermore, i f  g is the greatest common divisor of m and n, 
then x~ = xi+g for i >/O. 
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Proof. Without loss of generality, we assume that the elements in these 
sequences are positive integers. We then let 
X(¢) = Xo + x /  + x2¢ ~ + " "  
and 
Y(¢) = Yo + Y1¢ + Y2¢ 2 + "'" 
denote the generating functions of the sequences. We will show that 
x(¢)  - ~(¢)  = o .  
Since x has period m, there is a polynomial P(~) of degree at most m - -  1 
such that 
P(¢)  
x (~)  - 1 - ¢~ " 
Similarly, 
Q(¢)  
Y(¢)  - 1 - ¢ -  
for some polynomial of degree at most n - -  1. Now 
X(~)  - -  Y (s  e) = P(~:)(1 - -  ~:'~) - -  Q(~)(1 - ~)  
(1 - ~:m)(1 - -  ~n)  
It  can be easily seen that 1 - -  ~a divides both 1 - -  ~:~ and 1 - -  ~n since d 
is a divisor of both m and n. Hence, 
x(¢)  - Y (¢ )  - B (~)  
where d (s  e) is a polynomial of degree at most (m + n - -  1) - -  d and B(s ~) is 
a nonzero polynomial of degree m + n - -  d. 
Since 2 and y agree in the first m + n - -  d positions, the first m + n - -  d 
coefficients of the polynomial X(s e) - -Y (~)  are zero. Hence, the first 
m + n - -  d coefficients of B(~)(X(~) - -  Y(~)) = d(~) are also zero. But the 
degree of A(~) is less than m@n- -d  so that B(~)(X(~)-- Y (~) )=0.  
Since, B(s ~) =/= 0, X(s e) - -  Y(s e) = 0 so that 2 = y. 
Finally, let g denote the greatest common divisor of m and n. Then,  there 
are two integers a and b such that g - -  am + bn. Since a and b cannot both 
be less than 1, we assume that a > 0. Then,  
Xi  = Xi+am ~ Y~+am = Yi+am+bn ~ Y i+g ~ X~+g for all i~O.  
Q.E.D. 
350 JUMP AND MARATHE 
The theorem states that if two sequences, one wkh period m and the other 
with period n, agree in their first m + n - -  d positions and if d divides both m 
and n, then they must be equal. We note that m + n - -  g, where g is the 
greatest common divisor of m and n, is the least integer for which this result 
is valid. Indeed, consider the following two unequal sequences: 
10101 10101 10101 10101 "'" 
1010110 1010110 1010110 "- 
The first has minimum period 5 and the second has minimum period 7 and 
they agree in the first m + n - -  g - -  1 = l0 positions. 
Finally, we combine the previous two theorems to show how the length 
of the delay line used to realize a sequential machine is bounded by the cycle 
lengths of that machine. 
THEOREM 3.3 Let M = (Q, 27, 3) be a sequential machine and let q be 
a state of M which belongs to two distinct cycles of lengths m and n with m > n. 
Then, M cannot be realized, using a one-to-one assignment, by any FSR whose 
length is greater than or equal to m + n --  g, where g is the greatest common 
divisor of m and n. 
Proof. We assume that M is realized, using a one-to-one assignment, by 
an FSR of length ~, where f >/m + n - -  g. We denote the FSR state assigned 
to q by (s 1 , s 2 ,..., se) and note that this state also belongs to cycles of lengths 
m and n. Using this ve-tuple, we form two infinite periodic sequences ~ = 
xlxgx 3 ... and ~ = YlY2Y3 "'" as follows: 
and 
and 
x i=s i  for i=  1,2,. . . ,m, 
x i=x i -~ for i> /m+ 1; 
Yi =S i  for i = 1,2,. . . ,n, 
Y i=Y i -~ for i>~n+l .  
From the first part of Theorem 3.1, it follows that 
(s l  , s2 .. . .  , se) = (x l  , x~ ,..., xe) = (y l  , Y2 . . . . .  Ye )  
so that 
xi = Yi for i = 1, 2,..., ~. 
Now, since d >/m + n - -  g, these two sequences satisfy the conditions of 
Theorem 2 and x i ~ xi+g for i />  1. Hence, s i = si+g for i = 1, 2 ..... f - -  g. 
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But g is less than m and divides m which is a contradiction to the second part 
of Theorem 3.1. Hence dmust be less than m q- n - -g .  Q,E.D. 
We now show that m 4- n --  g is the best bound for which Theorem 3.3 
holds. To this end, consider sequential machine M in Fig. 2. State A is in 
q• 0 1 
A A B 
B C D 
C B A 
D D C 
Fro. 2. Sequential machine M. 
a cycle of length 1 under input 0 and a cycle of length 3 under input sequence 
101. Hence, Theorem 3.3 shows that M cannot be realized by a feedback 
shift register of length greater than 2. To see that it can be realized by one of 
length 2, consider the FSR in Fig. 3 and its state transition table in Fig. 4. 
FIG. 3. Feedback shift register F. 
0 1 
(A) O0 O0 01 
(B) o1 lO ] ]  
(C) 10 O] O0 
(D) 11 11 10 
Fro. 4. State transition table for F. 
It is clearly a realization of M under the indicated assignment. 
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